Here we report on a scalable and direct growth of graphene micro ribbons on SiO 2 dielectric substrates using a low temperature chemical vapor deposition. Due to the fast annealing at low temperature and dewetting of Ni, continuous few-layer graphene micro ribbons grow directly on bare dielectric substrates through Ni assisted catalytic decomposition of hydrocarbon precursors. These high quality graphene micro ribbons exhibit low sheet resistance of ,700 V 22100 V, high on/off current ratio of ,3, and high carrier mobility of ,655 cm 2 V 21 s 21 at room temperature, all of which have shown significant improvement over other lithography patterned CVD graphene micro ribbons. This direct approach can in principle form graphene ribbons of any arbitrary sizes and geometries. It allows for a feasible methodology towards better integration with semiconductor materials for interconnect electronics and scalable production for graphene based electronic and optoelectronic applications where the electrical gating is the key enabling factor. G raphene is a fascinating two-dimensional carbon material. It has attracted great research interest owing to its unique electronic structures and appealing physical properties 1, 2 . Its excellent transport properties, high carrier mobility, and the ability to tune the carrier concentration with electrical gates make it a material with great potential applications ranging from radio-frequency devices and transistors to optoelectronic devices 3, 4 . The broad optical IR absorption in graphene can be modulated through electrical gating 5 . Tunable tetrahertz plasmonic resonance has been also realized on engineered graphene micro ribbons 6 . Graphene has also been considered as a promising candidate for interconnect technology due to its excellent electrical performance. High frequency operation of graphene micro ribbon interconnects at 1.3 GHz has been demonstrated on CMOS electronics 7 . Large scale graphene films can be obtained from both physical routes and chemical routes. The mechanical cleavage of highly oriented pyrolytic graphite produces pristine graphene with very low concentration of defects 8, 9 . But the size, thickness and location of the graphene flakes are uncontrollable. Covalent and noncovalent exfoliation of graphite or graphite oxide in solution can introduce structural disorder [10] [11] [12] . Conversion of SiC to graphene through Si sublimation that can produce high quality wafer scale graphene 13-15 usually comes with high cost. The most promising and low cost approach to produce good quality graphene is chemical vapor deposition (CVD) of hydrocarbon precursors onto transition metal substrates, such as Ni [16] [17] [18] , Cu 19, 20 , Pd , and Pt 25 . A judicial choice of transition metal can produce large scale and uniform monolayer graphene on Cu, bi-layer or few-layer graphene on Ni. It usually requires polymer assisted transfer and metal etching steps to place the CVD graphene films on to dielectric substrates. Recently certain transfer-free methodologies have been proposed 18, 20 . Large scale graphene films can directly grow on dielectric substrates with no traces of polymer left from a transfer step. For practical device applications, however, lithography patterning techniques, such as optical lithography or electron beam lithography followed by lift off and plasma etching procedures, are required to tailor the graphene films into desired sizes and shapes for real device applications. Both the graphene transfer and the fabrication procedures always inevitably lead to deteriorated electrical and optical performances of graphene due to chemical contamination 26, 27 or structural damage 1,28-30 during the etching and transferring processes. This has motivated a great research thrust on improving the quality of patterned graphene driven by the increasing need of band gap engineering 14, 31, 32 and micrometer scale graphene interconnect wires for highspeed integrated circuits 7, 33 . Here we report on a scalable and direct growth of graphene micro ribbons on SiO 2 dielectric substrates using a one-step chemical vapor deposition. Due to the efficient diffusion of carbon source through micro-/nano-grain boundaries along the periphery of pre-patterned Ni films and the dewetting of Ni on the dielectric substrate
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Here we report on a scalable and direct growth of graphene micro ribbons on SiO 2 dielectric substrates using a one-step chemical vapor deposition. Due to the efficient diffusion of carbon source through micro-/nano-grain boundaries along the periphery of pre-patterned Ni films and the dewetting of Ni on the dielectric substrate during the chemical vapor deposition, continuous micro ribbons of few-layer graphene (2-10 mm in width and a few millimeters in length) grow directly on bare dielectric substrates. Scanning electron microscopy, energy-dispersive spectroscopy mapping, atomic force microscopy, and confocal Raman spectroscopy and mapping confirm the formation of the continuous graphene ribbons. The asgrown graphene micro ribbons exhibit excellent structural integrity and electrical properties.
Results
Our design of the direct growth of graphene micro ribbons is best illustrated in Fig. 1 . In brief, we used thermal evaporation of Ni source to deposit 100 nm thick patterned Ni films on to the SiO 2 substrate. The shape of the Ni films was defined by the shadow mask placed in close contact with the SiO 2 substrate before the thermal evaporation. The samples were then placed inside a quartz tube in a CVD furnace to grow graphene. Hydrocarbon source of graphene (C 2 H 4 , 1 sccm) was supplied into the quartz tube for annealing at 750uC for 5 minutes with protective and reductive gas flow (H 2 :Ar 5 50 sccm5150 sccm) under low pressure (10 Torr). The catalytic Ni film facilitates the decomposition of C 2 H 4 17 . The high solubility of carbon in Ni promotes the highly efficient diffusion through the Ni grain boundaries. Graphene films were deposited on top of the Ni film, and continuous graphene micro ribbons were formed along the periphery of Ni films. Both the graphene films and micro ribbons were defined by the shadow mask. After Ni was etched away, graphene films grown on top were subsequently removed, leaving only graphene micro ribbons on the dielectric substrate, without any polymer assisted transferring, photolithography, and plasma etching steps.
The number of graphene layers and structural quality of as-grown graphene micro ribbon was examined by confocal Raman spectroscopy and microscopy, which is a powerful and well recognized method for structural characterization of carbon materials 34, 35 . Figure 1 | Schematics of the direct growth of graphene micro ribbons along the periphery of pre-patterned Ni on a SiO 2 dielectric substrate. Ni is first patterned on a SiO 2 substrate through thermal evaporation using a shadow mask. After a chemical vapor deposition, few-layer graphene films are found on top of the pre-patterned Ni film and continuous graphene micro ribbon is grown along the periphery of the Ni film. After Ni etching step, the patterned Ni film and surface graphene films on top are removed, leaving only graphene micro ribbons on the dielectric substrate, avoiding any chemical contamination and structural deterioration that usually come with polymer assisted transfer process and lithography patterning process followed by lift off and plasma etching. Fig. 2 shows a typical Raman spectrum and mappings of D band, G band, and 2D band of a graphene ribbon (3 mm wide 50 mm long) directly grown on a SiO 2 . The spectrum (Fig. 2a) shows the G band peak at ,1580 cm 21 and 2D band peak at ,2700 cm 21 . The full width at half maximum (FWHM) of the 2D band is ,70 cm 21 . The 2D to G peak ratio (I 2D /I G ) is about 0.40. The position and FWHM of 2D band, along with I 2D /I G , indicate the micro ribbon is mostly a few layers (about 3-5 layers) in thickness 34 . The existence of D band at ,1350 cm 21 suggests that this directly grown graphene micro ribbon has certain structural defects, inherent to most CVD synthesis of graphene. Prior few-layer or multi-layer CVD graphene grown on catalytic metal film usually shows the D peak to G peak ratio (I D /I G ) of 0.2-0.5 17, 20, 36, 37 , largely due to the structural defects such as graphene edges and sub-domain boundaries 34 . Graphene ribbons obtained from exfoliation of HOPG always show lower I D /I G values because of better structural integrity 34, 38 . In our case, we found the I D /I G ratio is about 0.26, suggesting good quality fewlayer micro ribbons among those grown from CVD methods. The Raman mapping of the D band, G band, and 2D band (Fig. 2b, 2c and 2d) show a continuous, few-layer thick graphene ribbon is formed along its entire length.
The morphology of the graphene micro ribbons was further characterized by scanning electron microscopy (SEM) and atomic force microscopy (AFM). In Fig. 3a , a ''T'' shape Ni film (120 nm thick) patterned by a shadow mask on a SiO 2 substrate after the deposition of graphene is shown. Graphene films were deposited above the Ni film, and continuous graphene micro ribbons (,5 mm wide) were formed along the periphery of the Ni film. Both the graphene films and the micro ribbons are clearly seen in the SEM micrographs. The gray scale contrast in the SEM micrograph reveals the electrical conductivity contrast between the conducting graphene films and ribbons (dark contrast) and the insulating SiO 2 substrate (bright contrast due to the electron charging). After the etching step, the Ni film template was removed along with the graphene film on top, leaving only a few millimeters long and continuous graphene microribbons on the dielectric substrate. A closer look at the graphene ribbons grown by this direct method reveals that the micro ribbons are firmly attached to the dielectric substrate where wrinkles are clearly visible (Fig. 3b) . Unlike the mechanism found in conventional polymer assisted transferring methods 28 , the difference in thermal expansion coefficient between Ni and graphene inevitably leads to wrinkles in our transfer-free method 39, 40 . This is also an indicator of . High spatial resolution AFM topography imaging of a partial graphene ribbon (Fig. 3c) revealed the thickness of the graphene ribbons to be ,1 nm. Given the spacing between each graphene lattice layer of ,3.4 Å 41 , the number of layers of the micro ribbons is about 3. This is also consistent with the ratio of Raman 2D band to G band (I 2D /I G , 0.40) as shown in Fig. 2a .
The electrical properties of the as-grown graphene micro ribbons were evaluated with a back-gated field effect transistor layout. The graphene micro ribbons were readily grown on a SiO 2 dielectric substrate. The samples under test were placed into a probe station. Two tungsten microprobes (25 mm radius) were used as the source and the drain electrodes and placed directly at two ends of several selected segments of graphene micro ribbons. An Ohmic contact was established between tungsten probes and graphene micro ribbons (Fig. S2) . The highly doped Si under the SiO 2 dielectric layer was used as the gate electrode. The source-drain current (I SD ) was modulated by sweeping a back gate voltage (V G Fig. 4a shows a typical I SD 2V G curve with ambipolar behavior, which is similar to previous reported CVD grown graphene on Ni and Cu films 18, 28 . For this particular test, we find the Dirac point to be ,40 V. This positive Dirac point suggests the presence of negative charges at ribbon-SiO 2 interface 42 . This interface charge density can be calculated from the SiO 2 capacitance and the value is found to be 2.9 3 10 12 cm 22 [see Supplementary Information for details]. From the slope of the source-drain variation, we extracted the room-temperature field effect mobility to be 655 cm 2 V 21 s 21 for hole carriers. This high mobility value is three to five times higher than those of lithography patterned micro ribbons made from transfer-free Ni CVD graphene, which require further electron beam lithography and lift off procedures in order to obtain desired shape and structures for device applications 18 . The sheet resistance, R sheet , is found to be ,700 V 22100 V per square, lower range than previously reported values (between ,2000 V per square to ,5000 V per square) of CVD graphene films directly grown on dielectric substrates 18 . In addition, unlike prior lithography patterned CVD graphene with marginal room-temperature current modulation ratio (I on /I off ) of ,1.04-1.4 17, 18, 43 , we found our directly grown graphene micro ribbons exhibit much higher current modulation of , 3 (Fig. 4a) , indicating strong potential for electrical gating applications.
In these two-point electrical transport measurements, the electrical contact resistance between the tungsten probe and graphene micro ribbons is non-negligible. The measured electrical resistance (R total ) is the sum of contact resistance (R contact , which is the total contact resistance due to the source contact and the drain contact) and graphene micro ribbon channel resistance (R channel ) 44 . Since R channel is linearly proportional to channel length to width ratio (L/ W), therefore R contact can be obtained from extrapolation at L/W 5 0. As shown in Fig. 4b , R total is plotted as a function of L/W ratio under different gate biases (from 160 V to 260 V). The extrapolation from the linear fit curves gives R contact 5 93 6 6 kV. The slope of a linear fit curve represents the sheet resistance of the graphene micro ribbons (R sheet 5 r/t, where r is the electrical resistivity, and t is the thickness of the micro ribbon). As V G becomes more negative (from 160 V to 260 V), R sheet become smaller values (from 1850 V per square to 1550 V per square). This trend is consistent with the V G modulated conductance as shown in Fig. 4a .
Discussion
In order to explain the direct growth of graphene micro ribbons along the periphery of the pre-patterned Ni templates, we propose a mutual Ni dewetting and carbon diffusion mechanism. During the CVD annealing process, C 2 H 4 decomposes and diffuses into Ni film through micrometer size Ni grain boundaries. Due to the low adhesion between Ni and SiO 2 , Ni dewets from the surface and forms into micrometer size domains near the periphery of the Ni film (Fig. 5a) . The gaps between Ni micro domains promote the carbon diffusion on to the substrates. As the annealing and Ni evaporation proceeds, micro domains become smaller nano domains. More carbon source diffuses on to the substrate and carbon coverage increases with time. At the end of annealing process, a rapid cooling (50uC per minute) is followed and drives carbon diffusion to form graphene ribbons. As a result of Ni dewetting, the thickness profile near the edge of the film shows distinctive change at the end of annealing process. Fig. 5b shows the convex profile of Ni edge recorded by a stylus profiler before the CVD annealing changes to a concave profile after the annealing. Ni dewets from the substrate near the edge and results in shrinkage of Ni. This further leads to the outer Ni piling up on top of the inner Ni because of steric crowding. Therefore, an abrupt increase of thickness is formed along the edges at the end of the annealing (as shown in by the red arrows in Fig. 5b ). Fig. 5c shows a SEM micrograph of the region near the Ni film edge after the annealing process. A transition from continuous film to micro domains and to nano domains is clearly seen. After etching away the Ni film, we find graphene micro ribbons to be a few micrometers wide. Here we refer this region as Region I (highlight in Fig. 5b) . In this region, we performed an energy-dispersive spectroscopy (EDS) mapping (Fig. 5d) . The mapping confirms the rich carbon content inside the graphene micro ribbon. Although the etching can thoroughly remove the Ni from the graphene micro ribbons, a few nanoparticles can found randomly under the graphene. These particles are identified as Ni as shown in the EDS map. They are very likely trapped under the graphene at the late stage of the CVD graphene growth. On the other hand, over the majority of Ni film area where the film thickness are uniform (Region II as defined in Fig. 5b) , only isolated micro domains of disordered carbon can be found on the dielectric substrate (Fig. S3 ). This is due to the insufficient carbon diffusion as a result of the fast annealing at low temperature (750uC for 2-5 minutes), which we intentionally build into our method. Previous papers report continuous graphene films can be formed under the Ni using solid carbon source or gas phase carbon source with extended annealing time (,20 minutes) at elevated annealing temperature (.1000uC) 18, 45 . Because we are interested in growing graphene ribbons only along the periphery of the Ni film, we keep continuous graphene films from growing under the Ni film. As a result, the short annealing time and low annealing temperature slow down the graphene growth kinetics under the Ni in Region II (Fig. S4) , whereas the Ni dewetting along the periphery promotes graphene growth in Region I. This figure of merit helps us to develop a methodology to grow graphene micro ribbons in a controllable manner.
The width of the graphene micro ribbons can be determined by the thickness profile of the Ni edges. As shown in Fig. 5b , a gradual variation of the thickness of Ni near the edges is formed as a result of deposition of prepatterned Ni. Since the melting temperature of Ni thin film is significantly lower than that of bulk materials and is strongly dependent on its thickness 46 , therefore a fraction of the edges separates from the continuous film and dewets into micron size or nanometer size domains during annealing process. We determine the graphene micro ribbons can grow in the area where the Ni thickness is below a threshold value ,40 nm (corresponding to a ,10 mm wide area along the periphery of the Ni edges). Therefore, the width of the ribbons can be controlled by engineering the thickness profile near the Ni edges, i.e. the range of the area under the threshold thickness. Besides, since the melting temperature increase with film thickness 46 , raising the annealing temperature will increase the threshold thickess and hence increase the width of the graphene ribbons. In addition, the thickness of the majority of the prepatterned Ni has to be large enough so that its melting point is beyond the annealing temperature and graphene ribbons can only grow along its periphery.
We have demonstrated that continuous few-layer graphene micro ribbons up to few millimeters long can be grown directly on dielectric substrates. The dewetting of Ni from the dielectric substrates during the annealing process helps to facilitate the carbon diffusion on to the substrate surface and formation of graphene micro ribbons along the periphery of pre-patterned Ni template films. The short annealing time and low annealing temperature are the key factors to form continuous graphene micro ribbons near the Ni film edges, and no graphene films under the Ni film. The low annealing temperature is particularly useful to improve compatibility of graphene integration with microelectronic technologies and allows for energy efficiency.
Since the size, geometries, and locations of the micro ribbons are well defined by the pre-patterned Ni film, this present approach can be therefore scaled up to wafer size fabrication of graphene based devices. With better engineering of annealing temperature and annealing time, micro ribbons with better control in size, structural integrity, and number of layers can be envisioned. Efforts are currently underway to improve the electrical properties of the micro ribbons and their implementation into optoelectronic devices.
Methods
Direct growth of graphene micro ribbons on SiO 2 . We used SiO 2 wafers as dielectric substrates for the direct growth of graphene micro ribbons. The wafers were purchased from Silicon Quest International (300 nm thick SiO 2 layer thermally grown on 500 mm thick n11 type Si). The SiO 2 wafers were cleaned with piranha solution (H 2 O 2 /H 2 SO 4 (154); Caution: piranha solutions are extremely dangerous and should be used with extreme caution) at 80uC for 30 minutes followed by intensive DI water rinsing before use. An MBruan thermal evaporator was used to deposit patterned Ni films on top of the SiO 2 substrates. A shadow mask was placed in close contact with the SiO 2 substrate before loading into the thermal evaporation chamber. During the thermal evaporation of Ni source (Sigma Aldrich, purity .99.9%), the deposition rate was kept at ,2 Å per second, and the chamber was kept at 10 26 mbar vacuum. The shapes and the sizes of Ni pattern were defined by the shadow mask. After the thermal evaporation is done, the thickness of Ni pattern was checked by a stylus profiler (Veeco Dektak 150 stylus surface profiler) to be 100 nm.
For the CVD growth of graphene micro ribbons, the SiO 2 substrate with pre-patterned Ni films was placed inside a quartz tube in a CVD furnace (Lindberg/ Blue Tube Furnace). After the furnace temperature was raised to 750uC within 30 minutes, a mixture of H 2 and Ar flow (50 sccm5150 sccm) was supplied into the quartz tube for 5 minutes. The pressure was kept at 10 Torr. This step ensured the removal of the native oxide layer of the Ni. Hydrocarbon source of graphene (C 2 H 4 , 1 sccm) was then supplied into the quartz tube for annealing at 750uC with protective and reductive gas flow (H 2 :Ar 5 50 sccm5150 sccm) under 10 Torr low pressure. The furnace is then allowed to cool down to room temperature at a rate of 50uC per minute, and the sample is then removed. The sample was rinsed in Ni etchant (60% H 2 O,35% FeCl 3 ,5% HCl). The Ni films together with the graphene films grown on top surface were subsequently etched away, leaving only graphene micro ribbons on the dielectric substrate.
Spectroscopic and microscopic characterization. The number of graphene layers and structural quality of as-grown graphene micro ribbon was examined by confocal Raman spectroscopy and microscopy (HORIBA Jobin Yvon LabRAM ARAMIS micro Raman system, 532 nm excitation laser, Olympus 1003 NA 0.9 long working distance objective, mapping spatial resolution ,1 mm). The morphology of the graphene micro ribbons was further characterized by scanning electron microscope (Zeiss analytical FE-SEM Ultra55) and atomic force microscope (Veeco Dimension with Nanoscope V controller). High resolution tapping mode images were acquired with ultra-sharp silicon tips (Nanosensors PPP-NCHR probes, resonance frequency 330 kHz, nominal spring constant 42 N/m). The AFM image data was analyzed by SPIP software (Image Metrology A/S). Energy-dispersive spectroscopy (EDS) mapping was acquired using the EDAX detector attached to the Zeiss analytical FE-SEM Ultra55.
Electrical measurements. The two-point electrical tests (I-V characteristics) were measured with a semiconductor parameter analyzer (Agilent 4155C) at room temperature. The samples were placed into a probe station (Lakeshore CPX-HF) under vacuum condition (2 3 10 23 Torr). Two tungsten microprobes (type: ZN50R-25-W, 25 mm tip radius) were used as source and drain electrodes, and placed directly on top of several segments of graphene micro ribbons. The highly doped Si (n11 type) under the SiO 2 dielectric layer was used as the gate electrode. The source-drain current (I SD ) was modulated by applying a sweeping back-gate voltage (V G ).
